

# 3 V, Parallel Input Dual 12-Bit/10-Bit DACs

# AD7396/AD7397


#### FEATURES

Micropower: 100 μA/DAC 0.1 μA Typical Power Shutdown Single Supply +2.7 V to +5.5 V Operation Compact 1.1 mm Height TSSOP 24-Lead Package AD7396: 12-Bit Resolution AD7397: 10-Bit Resolution 0.9 LSB Differential Nonlinearity Error

#### APPLICATIONS

Automotive Output Span Voltage Portable Communications Digitally Controlled Calibration PC Peripherals

#### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The AD7396/AD7397 series of dual, 12-bit and 10-bit voltageoutput digital-to-analog converters are designed to operate from a single +3 V supply. Built using a CBCMOS process, these monolithic DACs offer the user low cost and ease of use in single supply +3 V systems. Operation is guaranteed over the supply voltage range of +2.7 V to +5.5 V, making this device ideal for battery operated applications.

A 12-bit wide data latch loads with a 45 ns write time allowing interface to fast processors without wait states. The double buffered input structure allows the user to load the input registers one at a time, then a single load strobe tied to both LDA+LDB inputs will simultaneously update both DAC outputs.  $\overline{\text{LDA}}$  and  $\overline{\text{LDB}}$  can also be independently activated to immediately update their respective DAC registers. An address input  $(A/\overline{B})$  decodes DACA or DACB when the chip select  $\overline{CS}$ input is strobed. Additionally, an asynchronous  $\overline{RS}$  input sets the output to zero-scale at power on or upon user demand. Power shutdown to submicroamp levels is directly controlled by the active low SHDN pin. While in the power shutdown state register data can still be changed even though the output buffer is in an open circuit state. Upon return to the normal operating state the latest data loaded in the DAC register will establish the output voltage.

Both parts are offered in the same pinout, allowing users to select the amount of resolution appropriate for their applications without circuit card changes.

The AD7396/AD7397 are specified for operation over the extended industrial ( $-40^{\circ}$ C to  $+85^{\circ}$ C) temperature range. The AD7397AR is specified for the  $-40^{\circ}$ C to  $+125^{\circ}$ C automotive temperature range. AD7396/AD7397s are available in plastic DIP, and 24-lead SOIC packages. The AD7397ARU is available for ultracompact applications in a thin 1.1 mm height TSSOP 24-lead package.




Figure 1. DNL vs. Digital Code at Temperature

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

# AD7396/AD7397-SPECIFICATIONS AD7396 12-BIT ELECTRICAL CHARACTERISTICS (@ V<sub>REF IN</sub> = +2.5 V, -40°C < T<sub>A</sub> < +85°C, unless otherwise noted)

Parameter	Symbol	Conditions	+3 V ± 10%	+5 V ± 10%	Units
STATIC PERFORMANCE					
Resolution <sup>1</sup>	N		12	12	Bits
Relative Accuracy <sup>2</sup>	INL	$T_A = +25^{\circ}C$	±1.75	±1.75	LSB max
Relative Accuracy <sup>2</sup>	INL	$T_{A} = -40^{\circ}C, +85^{\circ}C$	$\pm 2.0$	$\pm 2.0$	LSB max
Differential Nonlinearity <sup>2</sup>	DNL	$T_A = +25^{\circ}C$ , Monotonic	$\pm 0.9$	$\pm 0.9$	LSB max
Differential Nonlinearity <sup>2</sup>	DNL	Monotonic	±0.9 ±1	$\pm 1$	LSB max
Zero-Scale Error			$\frac{1}{4.0}$	$\frac{1}{4.0}$	mV max
	V <sub>ZSE</sub>	Data = $000_{\text{H}}$ , $T_{\text{A}}$ = +25°C, +85°C	4.0 8.0		mV max
Zero-Scale Error	V <sub>ZSE</sub>	Data = $000_{\rm H}$ , $T_{\rm A} = -40^{\circ}{\rm C}$		8.0	
Full-Scale Voltage Error	V <sub>FSE</sub>	$T_A = +25^{\circ}C, +85^{\circ}C, Data = FFF_H$	±8	±8	mV max
Full-Scale Voltage Error	V <sub>FSE</sub>	$T_A = -40^{\circ}C$ , Data = $FFF_H$	±20	±20	mV max
Full-Scale Tempco <sup>3</sup>	TCV <sub>FS</sub>		-45	-45	ppm/°C typ
REFERENCE INPUT					
V <sub>REF</sub> Range	V <sub>REF</sub>		$0/V_{DD}$	$0/V_{DD}$	V min/max
Input Resistance	R <sub>REF</sub>		2.5	2.5	$M\Omega typ^4$
Input Capacitance <sup>3</sup>	C <sub>REF</sub>		5	5	pF typ
	- KEF				P= tJP
ANALOG OUTPUT	T	$\mathbf{D} = 0.00$ AV $= 51.0$			•
Output Current (Source)	I <sub>OUT</sub>	Data = $800_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB	1	1	mA typ
Output Current (Sink)	I <sub>OUT</sub>	Data = $800_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB	3	3	mA typ
Capacitive Load <sup>3</sup>	C <sub>L</sub>	No Oscillation	100	100	pF typ
LOGIC INPUTS					
Logic Input Low Voltage	V <sub>IL</sub>		0.5	0.8	V max
Logic Input High Voltage	V <sub>IH</sub>		V <sub>DD</sub> - 0.6	4.0	V min
Input Leakage Current	I <sub>IL</sub>		10	10	µA max
Input Capacitance <sup>3</sup>	C <sub>IL</sub>		10	10	pF max
INTERFACE TIMING <sup>3, 5</sup>					F
			45	25	
Chip Select Write Width	t <sub>CS</sub>		45	35	ns min
DAC Select Setup	t <sub>AS</sub>		30	15	ns min
DAC Select Hold	t <sub>AH</sub>		0	0	ns min
Data Setup	t <sub>DS</sub>		30	15	ns min
Data Hold	t <sub>DH</sub>		20	10	ns min
Load Setup	t <sub>LS</sub>		20	20	ns min
Load Hold	t <sub>LH</sub>		10	10	ns min
Load Pulsewidth	t <sub>LDW</sub>		30	30	ns min
Reset Pulsewidth	t <sub>RSW</sub>		40	30	ns min
AC CHARACTERISTICS					
Output Slew Rate	SR	Data = $000_{\rm H}$ to $\rm FFF_{\rm H}$ to $000_{\rm H}$	0.05	0.05	V/µs typ
Settling Time <sup>6</sup>		To $\pm 0.1\%$ of Full Scale	70	60	
Shutdown Recovery Time	t <sub>s</sub>		90	80	μs typ
•	t <sub>SDR</sub>	Code 7EE to 900 to 7EE			μs typ
DAC Glitch	Q	Code $7FF_H$ to $800_H$ to $7FF_H$	65	65	nV/s typ
Digital Feedthrough	Q		15	15	nV/s typ
Feedthrough	V <sub>OUT</sub> /V <sub>REF</sub>	$V_{REF} = 1.5 V_{DC} + 1 V p - p$	(2)	(2)	1D tour
		Data = $000_{\rm H}$ , f = 100 kHz	-63	-63	dB typ
SUPPLY CHARACTERISTICS					
Power Supply Range	V <sub>DD RANGE</sub>	$DNL < \pm 1 LSB$	2.7/5.5	2.7/5.5	V min/max
Positive Supply Current	IDD III (01)	$V_{IL} = 0 V$ , No Load	125/200	125/200	µA typ/max
Shutdown Supply Current	I <sub>DD_SD</sub>	$\overline{\text{SHDN}} = 0$ , $V_{\text{IL}} = 0$ V, No Load	0.1/1.5	0.1/1.5	µA typ/max
Power Dissipation	P <sub>DISS</sub>	$V_{IL} = 0$ V, No Load	600	1000	µW max
Power Supply Sensitivity	PSS	$\Delta V_{\rm DD} = \pm 5\%$	0.006	0.006	%/% max

NOTES

<sup>1</sup>One LSB =  $V_{REF}/4096$  V for the 12-bit AD7396.

<sup>2</sup>The first two codes  $(000_{\rm H}, 001_{\rm H})$  are excluded from the linearity error measurement.

<sup>3</sup>These parameters are guaranteed by design and not subject to production testing. <sup>4</sup>Typicals represent average readings measured at  $\pm 25^{\circ}$ C. <sup>5</sup>All input control signals are specified with t<sub>R</sub> = t<sub>F</sub> = 2 ns (10% to 90% of  $\pm 3$  V) and timed from a voltage level of  $\pm 1.6$  V. <sup>6</sup>The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.

Specifications subject to change without notice.

## AD7397 10-BIT **ELECTRICAL CHARACTERISTICS** (@ $V_{REF IN} = +2.5 V$ , $-40^{\circ}C < T_A < +85^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Conditions	+3 V ± 10%	+5 V ± 10%	Units
STATIC PERFORMANCE					
Resolution <sup>1</sup>	N		10	10	Bits
Relative Accuracy <sup>2</sup>	INL	$T_A = +25^{\circ}C$	±1.75	$\pm 1.75$	LSB max
Relative Accuracy <sup>2</sup>	INL	$T_A = -40^{\circ}C, +85^{\circ}C, +125^{\circ}C$	$\pm 2.0$	$\pm 2.0$	LSB max
Differential Nonlinearity <sup>2</sup>	DNL	Monotonic	$\pm 1$	$\pm 1$	LSB max
Zero-Scale Error	V <sub>ZSE</sub>	$Data = 000_{\rm H}$	9.0	9.0	mV max
Full-Scale Voltage Error	V <sub>ZSE</sub> V <sub>FSE</sub>	$T_A = +25^{\circ}C, +85^{\circ}C, +125^{\circ}C, Data = 3FF_H$		±42	mV max
Full-Scale Voltage Error	V <sub>FSE</sub> V <sub>FSE</sub>	$T_{A} = -40^{\circ}$ C, Data = 3FF <sub>H</sub>	$\pm 42$ $\pm 48$	$\pm 42$ $\pm 48$	mV max
Full-Scale Tempco <sup>3</sup>	TCV <sub>FSE</sub>	$I_A = -40$ C, Data = 511 H	-45	-45	ppm/°C typ
REFERENCE INPUT	10175		15	13	ppin/ C typ
	V		0/07	0/1/	V min/max
V <sub>REF</sub> Range	V <sub>REF</sub>		0/V <sub>DD</sub> 2.5	0/V <sub>DD</sub> 2.5	
Input Resistance	R <sub>REF</sub>				$M\Omega typ^4$
Input Capacitance <sup>3</sup>	C <sub>REF</sub>		5	5	pF typ
ANALOG OUTPUT					
Output Current (Source)	I <sub>OUT</sub>	Data = $200_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB	1	1	mA typ
Output Current (Sink)	I <sub>OUT</sub>	Data = $200_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB	3	3	mA typ
Capacitive Load <sup>3</sup>	CL	No Oscillation	100	100	pF typ
LOGIC INPUTS					
Logic Input Low Voltage	V <sub>IL</sub>		0.5	0.8	V max
Logic Input High Voltage	V <sub>IH</sub>		V <sub>DD</sub> - 0.6	4.0	V min
Input Leakage Current	I <sub>IL</sub>		10	10	μA max
Input Capacitance <sup>3</sup>	C <sub>IL</sub>		10	10	pF max
INTERFACE TIMING <sup>3, 5</sup>					
Chip Select Write Width	t <sub>CS</sub>		45	35	ns min
DAC Select Setup	t <sub>AS</sub>		30	15	ns min
DAC Select Hold	t <sub>AH</sub>		0	0	ns min
Data Setup	t <sub>DS</sub>		30	15	ns min
Data Hold	t <sub>DH</sub>		20	10	ns min
Load Setup	t <sub>LS</sub>		20	20	ns min
Load Hold	t <sub>LH</sub>		10	10	ns min
Load Pulsewidth	t <sub>LDW</sub>		30	30	ns min
Reset Pulsewidth	t <sub>RSW</sub>		40	30	ns min
AC CHARACTERISTICS					
Output Slew Rate	SR	Data = $000_{\rm H}$ to $3FF_{\rm H}$ to $000_{\rm H}$	0.05	0.05	V/µs typ
Settling Time <sup>6</sup>	t <sub>S</sub>	To $\pm 0.1\%$ of Full Scale	70	60	μs typ
Shutdown Recovery Time	t <sub>SDR</sub>		90	80	μs typ
DAC Glitch	Q	Code $7FF_{H}$ to $800_{H}$ to $7FF_{H}$	65	65	nV/s typ
Digital Feedthrough	Q		15	15	nV/s typ
Feedthrough	$V_{OUT}/V_{REF}$	$V_{REF} = 1.5 V_{DC} + 1 V p - p_{.}$			
i ooddin ough	, OUI, KEP	Data = $000_{\rm H}$ , f = 100 kHz	-63	-63	dB typ
SUPPLY CHARACTERISTICS					~ 1
Power Supply Range	V <sub>DD RANGE</sub>	$DNL < \pm 1 LSB$	2.7/5.5	2.7/5.5	V min/max
Positive Supply Current	V DD RANGE	$V_{IL} = 0$ V, No Load	125/200	125/200	$\mu A typ/max$
Shutdown Supply Current		$\frac{V_{IL} = 0}{\text{SHDN}} = 0, V_{IL} = 0 \text{ V}, \text{ No Load}$	0.1/1.5	0.1/1.5	$\mu A typ/max$
Power Dissipation	I <sub>DD_SD</sub>	$V_{IL} = 0$ V, No Load	600	1000	$\mu W max$
Power Supply Sensitivity	P <sub>DISS</sub> PSS	$\Delta V_{\rm DD} = \pm 5\%$	0.006	0.006	%/% max
I ower Suppry Sensitivity	100	$ \Delta v DD - \pm J/0 $	0.000	0.000	70/ 70 IIIax

NOTES

<sup>1</sup>One LSB =  $V_{REF}/4096$  V for the 10-bit AD7397.

<sup>2</sup>The first two codes  $(000_{\rm H}, 001_{\rm H})$  are excluded from the linearity error measurement.

<sup>3</sup>These parameters are guaranteed by design and not subject to production testing. <sup>4</sup>Typicals represent average readings measured at +25 °C.

<sup>5</sup> All input control signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of +3 V) and timed from a voltage level of +1.6 V. <sup>6</sup>The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.

Specifications subject to change without notice.




Figure 2. Timing Diagram




Figure 3. Digital Control Logic

Table I.	Control	Logic Truth
----------	---------	-------------

<b>CS</b>	A/B	LDA	LDB	RS	SHDN	Input Register	DAC Register
L	L	Н	Н	Н	Х	Write to B	Latched with Previous Data
L	Н	Н	Н	Н	X	Write to A	Latched with Previous Data
L	L	H	L	Η	X	Write to B	B Transparent
L	Н	L	Н	Н	X	Write to A	A Transparent
Н	X	L	L	Η	X	Latched	A and B Transparent
Η	Х	^	^	Η	X	Latched	Latched with New Data from Input REG
Х	X	X	X	L	X	Reset to Zero Scale	Reset to Zero Scale
H	Х	Х	Х	^	X	Latched to Zero	Latched to Zero

^Denotes positive edge. The  $\overline{\text{SHDN}}$  pin has no effect on the digital interface data loading; however, while in the  $\overline{\text{SHDN}}$  state ( $\overline{\text{SHDN}} = 0$ ) the output amplifiers  $V_{\text{OUTA}}$  and  $V_{\text{OUTB}}$  exhibit an open circuit condition. Note, the  $\overline{\text{LDx}}$  inputs are level-sensitive, the respective DAC registers are in a transparent state when  $\overline{\text{LDx}} = "0."$ 

#### **ABSOLUTE MAXIMUM RATINGS\***

ABSOLUTE MAXIMUM RATINGS"
$V_{DD}$ to GND $\ldots \ldots \ldots$
$V_{\text{REF}}$ to GND $\ldots$
Logic Inputs to GND0.3 V, +8 V
$V_{OUT}$ to GND0.3 V, $V_{DD}$ + 0.3 V
AGND to DGND0.3 V, +2 V
I <sub>OUT</sub> Short Circuit to GND
Package Power Dissipation $(T_J \max - T_A)/\theta_{JA}$
Thermal Resistance $\theta_{IA}$
24-Lead Plastic DIP Package (N-24) +63°C/W
24-Lead SOIC Package (R-24) +70°C/W
24-Lead Thin Shrink Surface Mount (RU-24) +143°C/W

Maximum Junction Temperature $(T_J max) \dots +150^{\circ}C$ Operating Temperature Range $\dots -40^{\circ}C$ to $+85^{\circ}C$
AD7397AN, AD7397AR Only40°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature
N-24 (Soldering, 10 sec)+300°C
R-24 (Vapor Phase, 60 sec)+215°C
RU-24 (Infrared, 15 sec)+224°C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ORDERING GUIDE**

Model	Res	Temperature	Package	Package
	(LSB)	Ranges	Descriptions	Options
AD7396AN	12	-40°C to +85°C	24-Lead P-DIP	N-24
AD7396AR	12	-40°C to +85°C	24-Lead SOIC	R-24
AD7397AN	10	-40°C to +125°C	24-Lead P-DIP	N-24
AD7397AR	10	-40°C to +125°C	24-Lead SOIC	R-24
AD7397ARU	10	-40°C to +85°C	24-Lead Thin Shrink Small Outline Package (TSSOP)	RU-24

The AD7396/AD7397 contains 1365 transistors. The die size measures 89 mil  $\times$  106 mil = 9434 sq mil.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7396/AD7397 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Pin No.	Name	
1	V <sub>OUTA</sub>	DAC A Voltage Output.
2	AGND	Analog Ground.
3	DGND	Digital Ground.
4	LDA	Load DAC A Register Strobe. Transfers input register data to the DAC A register. Active low inputs, Level sensitive latch. May be connected together with $\overline{\text{LDB}}$ to double-buffer load both DAC registers simultaneously.
5	SHDN	Power Shutdown Active Low Input. DAC register contents are saved as long as power stays on the $V_{DD}$ pin.
6	RS	Resets Input and DAC Register to Zero Condition. Asynchronous active low input.
7-18	D0-D11	Twelve Parallel Input Data Bits. D11 = MSB Pin 18, D0 = LSB Pin 7, AD7396.
7,8	NC	No Connect Pins 7 and 8 On the AD7397 Only.
9–18	D0–D9	Ten Parallel Input Data Bits. D9 = MSB Pin 18, D0 = LSB Pin 9, AD7397 Only.
19	$\overline{\mathrm{CS}}$	Chip Select Latch Enable, Active Low.
20	$A/\overline{B}$	DAC Input Register Address Select DACA = $1$ or DACB = $0$ .
21	LDB	Load DAC B Register Strobe. Transfers input register data to the DAC B register. Active low inputs, Level sensitive latch. May be connected together with LDA to double-buffer load both DAC registers simultaneously.
22	$V_{DD}$	Positive Power Supply Input. Specified range of operation +2.7 V to +5.5 V.
23	$V_{REF}$	DAC Reference Input Pin. Establishes DAC full-scale voltage.
24	V <sub>OUTB</sub>	DAC B Voltage Output.

#### PIN CONFIGURATIONS

V <sub>OUTA</sub> 1 AGND 2 DGND 3 LDA 4 SHDN 5 AD7396 TOP VIEW D0 7 (Not to Scale) D1 8 D2 9 D3 10 D4 11 D5 12	24 Voutb 23 VREF 22 VDD 21 LDB 20 A/B 19 CS 18 D11 17 D10 16 D9 15 D8 14 D7 13 D6
---	--

V <sub>OUTA</sub> 1 AGND 2 DGND 3 LDA 4 SHDN 6 NC 8 D0 D1 10	• AD7397 TOP VIEW (Not to Scale)	24 23 22 21 20 19 18 17 16 15	V <sub>OUTB</sub> V <sub>REF</sub> V <sub>DD</sub> LDB A/B CS D9 D8 D7 D6
		_	
D2 11		14	D5
D3 12 NC		13 CT	D4

## Typical Performance Characteristics-AD7396/AD7397




Figure 4. AD7396 INL vs. Code and Temperature





Figure 5. AD7397 INL vs. Code and Temperature



Temperature




Figure 7. AD7397 DNL vs. Code and Figure 8. AD7396 Full-Scale Tempco Histogram




Figure 10. INL Error vs. Reference Voltage




Figure 11. Full-Scale Error vs. Reference Voltage




Figure 6. AD7397 TUE Histogram




Figure 9. AD7397 Full-Scale Tempco Histogram




Figure 12. Output Noise Voltage Density vs. Frequency





Figure 13. Reference Multiplying Gain vs. Frequency



1.262

Figure 14. Midscale Transition Performance

 $V_{DD} = +5V$ 

V<sub>REF</sub> = +2.5V






Figure 15. I<sub>DD</sub> vs. Logic Input Voltage








Figure 19. I<sub>DD</sub> vs. Temperature




Figure 17.  $I_{OUT}$  Source Current vs.  $\Delta V_{OUT}$ 




Figure 20. I<sub>DD</sub> vs. Reference Voltage




Figure 18.  $I_{OUT}$  Sink Current vs.  $\Delta V_{OUT}$ 




Figure 21. Shutdown Current vs. Temperature




Figure 22. I<sub>DD</sub> vs. Digital Input Frequency




Figure 23. PSRR vs. Frequency




Figure 24. Long-Term Drift Accelerated by Burn-In

#### **OPERATION**

The AD7396 and AD7397 are a set of pin compatible, 12-bit and 10-bit digital-to-analog converters. These single-supply operation devices consume less than 200 µA of current while operating from power supplies in the +2.7 V to +5.5 V range, making them ideal for battery operated applications. They contain a voltage-switched, 12-bit/10-bit, digital-to-analog converter, rail-to-rail output op amps, and a parallel-input DAC register. The external reference input has constant 2.5 M $\Omega$  input resistance independent of the digital code setting of the DAC. In addition, the reference input can be tied to the same supply voltage as V<sub>DD</sub> resulting in a maximum output voltage span of 0 to V<sub>DD</sub>. The parallel data interface consists of 12 data bits, DB0-DB11, for the AD7396, 10 data bits, DB0–DB9, for the AD7397, and a  $\overline{CS}$  write strobe. An  $\overline{RS}$ pin is available to reset the DAC register to zero scale. This function is useful for power-on reset or system failure recovery to a known state. Additional power savings are accomplished by activating the SHDN pin resulting in a 1.5 µA maximum consumption sleep mode. As long as the supply voltage, remains data will be retained in the DAC and input register to supply the DAC output when the part is taken out of shutdown.




Figure 25. Functional Block Diagram

#### **D/A CONVERTER SECTION**

The voltage switched R-2R DAC generates an output voltage dependent on the external reference voltage connected to the REF pin according to the following equation:

$$V_{OUT} = V_{REF} \times D/2^N \tag{1}$$

where D is the decimal data word loaded into the DAC register, and N is the number of bits of DAC resolution. In the case of the 10-bit AD7397 using a 2.5 V reference, Equation 1 simplifies to:

$$V_{OUT} = 2.5 \times D/1024$$
 (2)

Using Equation 2, the nominal midscale voltage at  $V_{OUT}$  is 1.25 V for D = 512; full-scale voltage is 2.497 V. The LSB step size is  $= 2.5 \times 1/1024 = 0.0024$  V.

For the 12-bit AD7396 operating from a 5.0 V reference equation [1] becomes:

$$V_{OUT} = 5.0 \times D/4096$$
 (3)

Using Equation 3, the AD7396 provides a nominal midscale voltage of 2.50 V for D = 2048, and a full-scale output of 4.998 V. The LSB step size is =  $5.0 \times 1/4096 = 0.0012$  V.

#### **AMPLIFIER SECTION**

The internal DAC's output is buffered by a low power consumption precision amplifier. The op amp has a 60 µs typical settling time to 0.1% of full scale. There are slight differences in settling time for negative slewing signals versus positive. Also, negative transition settling time to within the last 6 LSBs of zero volts has an extended settling time. The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 26 shows an equivalent output schematic of the rail-to-rail-amplifier with its N-channel pull-down FETs that will pull an output load directly to GND. The output sourcing current is provided by a P-channel pull-up device that can source current to GND terminated loads.




Figure 26. Equivalent Analog Output Circuit

The rail-to-rail output stage provides  $\pm 1$  mA of output current. The N-channel output pull-down MOSFET shown in Figure 26 has a 35  $\Omega$  ON resistance, which sets the sink current capability near ground. In addition to resistive load driving capability, the amplifier has also been carefully designed and characterized for up to 100 pF capacitive load driving capability.

#### **REFERENCE INPUT**

The reference input terminal has a constant input resistance independent of digital code, which results in reduced glitches on the external reference voltage source. The high 2.5 M $\Omega$  input resistance minimizes power dissipation within the AD7396/ AD7397 D/A converters. The V<sub>REF</sub> input accepts input voltages ranging from ground to the positive-supply voltage V<sub>DD</sub>. One of the simplest applications, which saves an external reference voltage source, is connection of the  $V_{\text{REF}}$  terminal to the positive  $V_{\text{DD}}$ supply. This connection results in a rail-to-rail voltage output span maximizing the programmed range. The reference input will accept AC signals as long as they are kept within the supply voltage range,  $0 < V_{REF IN} < V_{DD}$ . The reference bandwidth and integral nonlinearity error performance are plotted in the Typical Performance Characteristics section, see Figures 10 and 13. The ratiometric reference feature makes the AD7396/AD7397 an ideal companion to ratiometric analog-to-digital converters such as the AD7896.

#### **POWER SUPPLY**

The very low power consumption of the AD7396/AD7397 is a direct result of a circuit design optimizing the use of a CBCMOS process. By using the low power characteristics of CMOS for the logic, and the low noise, tight matching of the complementary bipolar transistors, excellent analog accuracy is achieved. One advantage of the rail-to-rail output amplifiers used in the AD7396/AD7397 is the wide range of usable supply voltage. The part is fully specified and tested for operation from +2.7 V to +5.5 V.

#### POWER SUPPLY BYPASSING AND GROUNDING

Precision analog products such as the AD7396/AD7397 require a well filtered power source. Since the AD7396/AD7397 operates from a single +3 V to +5 V supply, it seems convenient to simply tap into the digital logic power supply. Unfortunately, the logic supply is often a switch-mode design, which generates noise in the 20 kHz to 1 MHz range. In addition, fast logic gates can generate glitches, hundred of millivolts in amplitude, due to wiring resistance and inductance. The power supply noise generated thereby means that special care must be taken to assure that the inherent precision of the DAC is maintained. Good engineering judgment should be exercised when addressing the power supply grounding and bypassing of the 12-bit AD7396.

The AD7396 should be powered directly from the system power supply. Whether or not a separate power supply trace is available generous supply bypassing will reduce supply line-induced errors. Local supply bypassing consisting of a 10  $\mu$ F tantalum electrolytic in parallel with a 0.1  $\mu$ F ceramic capacitor is recommended in all applications (Figure 27).




Figure 27. Recommended Supply Bypassing

#### **INPUT LOGIC LEVELS**

All digital inputs are protected with a Zener-type ESD protection structure (Figure 28) that allows logic input voltages to exceed the  $V_{DD}$  supply voltage. This feature can be useful if the user is driving one or more of the digital inputs with a 5 V CMOS logic input-voltage level while operating the AD7396/AD7397 on a +3 V power supply. If this mode of interface is used, make sure that the  $V_{OL}$  of the 5 V CMOS meets the  $V_{IL}$  input requirement of the AD7396/AD7397 operating at 3 V. See Figure 16 for a graph for digital logic input threshold versus operating  $V_{DD}$  supply voltage.




Figure 28. Equivalent Digital Input ESD Protection

In order to minimize power dissipation from input-logic levels that are near the  $V_{IH}$  and  $V_{IL}$  logic input voltage specifications, a Schmitt trigger design was used that minimizes the input-buffer current consumption compared to traditional CMOS input stages. Figure 15 shows a plot of incremental input voltage versus supply current showing that negligible current consumption takes place when logic levels are in their quiescent state. The normal crossover current still occurs during logic transitions. A secondary advantage of this Schmitt trigger is the prevention of false triggers that would occur with slow moving logic transitions when a standard CMOS logic interface or opto-isolators are used. The logic inputs DB11–DB0, A/B  $\overline{\text{CS}}$ ,  $\overline{\text{RS}}$ , SHDN all contain Schmitt trigger circuits.

#### DIGITAL INTERFACE

The AD7396/AD7397 has a double-buffered, parallel-data input. A functional block diagram of the digital section is shown in Figure 25, while Table I contains the truth table for the logic control inputs. The chip select  $\overline{(CS)}$  and  $A/\overline{B}$  pins control loading of data from the data inputs on pins DB11–DB0 into the internal Input Register. The  $\overline{CS}$  active low input places data into the decoded  $A/\overline{B}$  input register. When  $\overline{CS}$  returns to logic high within the data setup-and-hold time specifications the new value of data in the input register will be latched. See Truth Table for complete set of conditions. New data can only be transferred to the corresponding DAC register when its LDx pin is strobed active low. The LDx inputs are level-sensitive (DAC Registers are transparent latches) and can be tied active low

allowing any new Input Register data updates to directly control the DAC output voltages for single-buffered applications. For doubled-buffered applications where both DAC outputs,  $V_{OUTA}$  and  $V_{OUTB}$ , need to be changed simultaneously to a new value, the two inputs,  $\overline{LDA}$  and  $\overline{LDB}$ , can be tied together and pulsed active low in a synchronous manner.

#### RESET (RS) PIN

Forcing the asynchronous  $\overline{RS}$  pin low will set the Input and DAC registers to all zeros and the DAC output voltage will be zero volts. The reset function is useful for setting the DAC outputs to zero at power-up or after a power supply interruption. Test systems and motor controllers are two of many applications that benefit from powering up to a known state. The external reset pulse can be generated by the microprocessor's power-on RESET signal, from the microprocessor, or by an external resistor and capacitor. RESET has a Schmitt trigger input which results in a clean reset function when using external resistor/capacitor generated pulses. See Table I, Control-Logic Truth.

#### POWER SHUTDOWN (SHDN)

Maximum power savings can be achieved by using the power shutdown control function. This hardware-activated feature is controlled by the active low input SHDN pin. This pin has a Schmitt trigger input which helps to desensitize it to slowly changing inputs. By placing a logic low on this pin the internal consumption of the AD7397 or AD7397 is reduced to nanoamp levels, guaranteed to 1.5 µA maximum over the operating temperature range. If power is present at all times on the  $V_{DD}$  pin while in the shutdown mode, the internal DAC register will retain the last programmed data value. This data will be used when the part is returned to the normal active state by placing the DAC back to its programmed voltage setting. Shutdown recovery time measures 80 µs. In the shutdown state the DAC output amplifier exhibits an open-circuit high-resistance state. Any load connected will stabilize at its termination voltage. If the power shutdown feature is not needed then the user should tie the  $\overline{SHDN}$  pin to the V<sub>DD</sub> voltage thereby disabling this function.

#### UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for the AD7396. As shown in Figure 29, the AD7396 has been designed to drive loads as low as 5 k $\Omega$  in parallel with 100 pF. The code table for this operation is shown in Table II.




Figure 29. Unipolar Output Operation

Table II. Unipolar Code Table

Hexadecimal Number In DAC Register	Decimal Number In DAC Register	Output Voltage (V) (V <sub>REF</sub> = 2.5 V)
FFF	4095	2.4994
801	2049	1.2506
800	2048	1.2500
7FF	2047	1.2494
000	0	0

The circuit can be configured with an external reference plus power supply, or powered from a single dedicated regulator or reference, depending on the application performance requirements.

#### **BIPOLAR OUTPUT OPERATION**

Although the AD7397 has been designed for single supply operation, the output can easily be configured for bipolar operation. A typical circuit is shown in Figure 30. This circuit uses a clean regulated +5 V supply for power, which also provides the circuit's reference voltage. Since the AD7397 output span swings from ground to very near +5 V, it is necessary to choose an external amplifier with a common-mode input voltage range that extends to its positive supply rail. The micropower consumption OP196 has been designed just for this purpose and results in only 50 µA of maximum current consumption. Connection of the equal-value 470 k $\Omega$  resistors results in a differential amplifier mode of operation with a voltage gain of two, which produces a circuit output span of ten volts, that is, -5 V to +5 V. As the AD7397 DAC is programmed from zerocode 000<sub>H</sub> to midscale 200<sub>H</sub> to full-scale 3FF<sub>H</sub>, the circuit output voltage  $V_0$  is set at -5 V, 0 V and +5 V (-1 LSB). The output voltage Vo is coded in offset binary according to Equation 3.

$$V_{OUT} = [(D/512) - 1] \times 5 \tag{4}$$

where D is the decimal code loaded in the AD7397 DAC register. Note that the LSB step size is 10/1024 = 10 mV. This circuit has been optimized for micropower consumption including the 470 k $\Omega$  gain setting resistors, which should have low temperature coefficients to maintain accuracy and matching (preferably the same resistor material, such as metal film). If better stability is required, the power supply could be substituted with a precision reference voltage such as the low dropout REF195, which can easily supply the circuit's 262 µA of current and still provide additional power for the load connected to  $V_0$ . The micropower REF195 is guaranteed to source 10 mA output drive current, but consumes only 50 µA internally. If higher resolution is required, the AD7396 can be used with the addition of two more bits of data inserted into the software coding, which would result in a 2.5 mV LSB step size. Table III shows examples of nominal output voltages, V<sub>0</sub>, provided by the bipolar operation circuit application.




Figure 30. Bipolar Output Operation

Table III. Bipolar Code Table

Hexadecimal Number In DAC Register	Decimal Number In DAC Register	Analog Output Voltage (V)
3FF	1023	4.9902
201	513	0.0097
200	512	0.0000
1FF	511	-0.0097
000	0	-5.0000

0.280 (7.11) 0.240 (6.10) 0.325 (8.25)

0.300 (7.62) 0.195 (4.95)

0.015 (0.381)

0.008 (0.204)

0.115 (2.93)

•

0.060 (1.52)

0.015 (0.38) • / + 0.150 (3.81) - MIN

SEATING

Ð

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

24-Lead SOIC Package 24-Lead Narrow Body Plastic DIP Package (R-24) (N-24) 0.6141 (15.60) 0.5985 (15.20) 1.275 (32.30) 1.125 (28.60) 13 24 0.4193 (10.65) 0.3937 (10.00) 0.2992 (7.60) 12 Ð PIN 1 0.210 (5.33) MAX ╘┑╝ Η H 0.200 (5.05) Ŧ PIN 1 0.0291 (0.74) × 45° 0.1043 (2.65) 0.125 (3.18) 0.100 (2.54) BSC 0.022 (0.558) 0.070 (1.77) 0.0926 (2.35) 0.0098 (0.25) 0.014 (0.356) 0.045 (1.15) 0.0500 (1.27) 8 0.0500 (1.27) BSC 0.0192 (0.49) 0.0138 (0.35) SEATING PLANE 0.0118 (0.30) 0.0157 (0.40) 0.0125 (0.32) 0.0040 (0.10) 0.0091 (0.23)

